

Computer Hardware Engineering

IS1200, spring 2015 Lecture 9: Parallelism, Concurrency, Speedup, and ILP

David Broman

Associate Professor, KTH Royal Institute of Technology Assistant Research Engineer, University of California, Berkeley







Abstractions in Computer Systems





Agenda



David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup

Part II Instruction-Level Parallelism



Part I

Multiprocessors, Parallelism, Concurrency, and Speedup



Acknowledgement: The structure and several of the good examples are derived from the book "Computer Organization and Design" (2014) by David A. Patterson and John L. Hennessy



Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



How is this computer revolution possible? (Revisited)

Moore's law:

 Integrated circuit resources (transistors) double every 18-24 months.



- By Gordon E. Moore, Intel's co-founder, 1960s.
- Possible because refined manufacturing process. E.g., 4th generation Intel Core i7 processors uses 22nm manufacturing.
- Sometimes considered a *self-fulfilling prophecy*. Served as a goal for the semiconductor industry.

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



Why?	During the last decade, the clock rate hasWhy?increased dramatically.						
	 1989 1993 1997 2002 2004 2013 	9: 80486, 3: Pentium, 7: Pentium Pro, 1: Pentium 4, 4: Pentium 4, 3: Core i7, 3.1 GF	25MHz 66Mhz 200MHz 2.0 GHz 3.6 GHz 1z - 4 GHz				
Increased clock rate implies increased power		"New" trend sinMoore's law sMore process	till holds				
We cannot cool the system e increase the clock rate anyme	nough to ore	"New" challen	ge: parallel programming				
David BromanPart Idbro@kth.seConcurrency, all	s, Parallelisn nd Speedup	Part II n, Instruction Parallelisi	n-Level m				



What is a multiprocessor?

A **multiprocessor** is a computer system with two or more processors.

By contrast, a computer with one processor is called a **uniprocessor**.



Multicore microprocessors are multiprocessors where all processors (cores) are located on a single integrated circuite



A **cluster** is a set of computers that are connected over a local area network (LAN). May be viewed as one large multiprocessor.

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



Different Kinds of Computer Systems (Revisited)

Ember Real-Time	dded Systems	Personal Co Personal Mo	Photo by Kyro Photo by Kyro	<image/> <section-header><section-header><section-header><section-header></section-header></section-header></section-header></section-header>
David Broman dbro@kth.se	Part I Multiprocesso Concurrency,	rs, Parallelism, and Speedup	Part II Instruction- Parallelism	Level
	Vhy multi	processo	rs?	10
		Performance	Possible to ex computation ta	ecute many asks in parallel.
Multiproce	essor	Energ	Replace process many e process	e energy inefficient sors in data centers with fficient smaller sors.
		Dependability	If one out of N N-1 processor	processors fails, still s are functioning.
David Broman dbro@kth.se	Part I Multiprocesso Concurrency,	rs, Parallelism, and Speedup	Part II Instruction- Parallelism	Level



Parallelism and Concurrency – what is the difference?

Concurrency is about **handling** many things at the same time. Concurrency may be viewed from the **software** viewpoint.

				Software				
Parallelism is about doing (executing)				Sequential	Concurrent			
many things at the same time. Parallelism may be viewed from the hardware viewpoint. Note: As always, everybody does not agree on the definitions of concurrency and parallelism. The matrix is from H&P 2014 and the informal definitions above are similar to what was said in a talk by Rob Pike. David Broman dbro@kth.se		Hardware	Serial	Example: matrix multiplication on a unicore processor.	Example: A Linux OS running on a unicore processor .			
			Parallel	Example: matrix multiplication on a multicore processor.	Example: A Linux OS running on a multicor processor .	e		
		s, Par nd Sp	alleli beedi	Part II sm, Instruction-I up Parallelism	Level			
<i>"</i> .						12		





Amdahl's Law (1/4)





Amdahl's Law (2/4)



Multiprocessors, Parallelism,

Concurrency, and Speedup

Exercise: Assume a program consists of an image analysis task, sequentially followed by a statistical computation task. Only the image analysis task can be parallelized. How much do we need to improve the image analysis task to be able to achieve 4 times speedup?

Assume that the program takes 80ms in total and that the image analysis task takes 60ms out of this time.

Part I

Solution:

4 = 80 / (60 / N + 80 - 60)

60/N + 20 = 20

60/N = 0

It is impossible to achieve this speedup!

Part II Instruction-Level Parallelism



David Broman dbro@kth.se





Speedup =	T _{before} =	T _{before})					
Speedup	T _{after}	T _{affected} + −	T_{unaffe}	ected				
Assume that w integer additio addition, wher Assume additi	ve perform 1 ons, followed e matrices a ions take the	0 scalar by one matrix re 10x10. same amour	Solu (10+1	tion A: 10*10) / ((10* <i>*</i>	10/10 -	+ 10) = 5.	5
of time and the the matrix add	at we can or lition.	nly parallelize	Solut (10+1	ion B: 0*10) / (10*1	0/40 +	- 10) = 8.8	3
10 processors Exercise B : W 40 processors Exercise C : W speedup (the I	/hat is the s /hat is the s ? /hat is the m imit when N	beedup with beedup with haximal → infinity)	Solut (10+1 N → ir	ion C: 0*10) / ([·] nfinity	10*1	0/N +	10) = 11 v	when
David Broman dbro@kth.se	Part I Multiproces Concurrenc	sors, Parallelisn y, and Speedup	١,	Part II Instructio Parallelis	on-Le sm	evel		



Amdahl's Law (4/4)



Example continued. What if we change the size of the problem (make the matrices larger)?





Main Classes of Parallelisms



Data-Level Parallelism (DLP Many data items can be processed at the same time.



Example – Sheep shearing Assume that sheep are data items and the task for the farmer is to do sheep shearing (remove the wool). Data-level parallelism would be the same as using several farm hands to do the shearing.



Task-Level Parallelism (TLP) Different tasks of work that can work in independently and in parallel



Example – Many tasks at the farm Assume that there are many different things that can be done on the farm (fix the barn, sheep shearing, feed the pigs etc.) Task-level parallelism would be to let the farm hands do the different tasks in parallel.

David Broman dbro@kth.se **Part I** Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



D d

SISD, SIMD, and MIMD



An old (from the 1960s) but still very useful classification of processors uses the notion of instruction and data streams.

						Data-level parallelism. Examples
			Data Stream		are multimedia extensions (e.g.,	
			Single	Multiple		extension), vector processors.
	am	ıgle	SISD	SIMD		Graphical Unit Processors
	on Strea	Sir	E.g. Intel Pentium 4	E.g. SSE Instruction in x	86	(GPUs) are both SIMD and MIMD
	tructic	ple	MISD	MIMD		Examples are multicore and cluster computers
	lns	Multi	No examples today	E.g. Intel Core i7		Physical Q/A What is a modern Intel CPU, such as Core i7? Stand for MIMD, on the table for SIMD
avi bro	d Bro @kth	oman .se	Part I Multiprocessors Concurrency, ar	, Parallelism, nd Speedup	Part Instru Para	II uction-Level Illelism



Part II

Instruction-Level Parallelism



Acknowledgement: The structure and several of the good examples are derived from the book "Computer Organization and Design" (2014) by David A. Patterson and John L. Hennessy

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



What is Instruction-Level Parallelism?

Instruction-Level Parallelism (ILP) may increase

performance without involvement of the programmer. It may be implemented in a SISD, SIMD, and MIMD computer.

Two main approaches:



1. Deep pipelines with more pipeline stages

If the length of all pipeline stages are balanced, we may increase performance by increasing the clock speed.



2. Multiple issue

A technique where multiple instructions are issued in each in cycle.

ILP may decrease the CPI to lower than 1, or using the inverse metric *instructions per clock cycle (IPC)* increase it above 1.

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism





Static Multiple Issue (1/3) VLIW





Static Multiple Issue (2/3) Changing the hardware





Static Multiple Issue (3/3) VLIW

Exercise: Assume we have a VLIW processor that can issue two instructions in the same clock cycle. For the following code, schedule the instructions into issue slots and compute IPC. Assume that no hazards occurs.

	addi	\$s1,	\$0, 10
L1:	lw	\$t0,	0(\$s2)
	ori	\$t1,	\$t0, 7
	SW	\$t1,	0(\$s2)
	addi	\$s2,	\$s2, 4
	addi	\$s1,	\$s1, -1
	bne	\$s1,	\$0, L1

Solution . IPC = (1 + 6*1	0) / (1 + 4*10) = 1.487
(max 2)	e t 1 1

			Slot 1		Slot	2	Cycle
Reschedule to avoid stalls		addi	\$s1,	\$0, 10			1
because of Iw	-> L1	lw	\$t0,	0(\$s2)			2
		addi	\$s2,	\$s2, 4	addi \$s1,	\$s1, -1	3
	4	ori	\$t1,	\$t0, 7			4
		bne	\$s1,	\$0, L1	sw \$t1,	-4(\$s2)	5
		Emp	ty cells	means no-o	ps		

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



Dynamic Multiple-Issue Processors (1/2) Superscalar Processors

In many modern processors (e.g., Intel Core i7), instruction issuing is performed dynamically by the processor while executing the program. Such processor is called **superscalar**.





Dynamic Multiple-Issue Processors (2/2) Out-of-Order Execution, RAW, WAR

26

If the superscalar processor can reorder the instruction execution order, it has an **out-of-order execution** processor

lw \$t0, 0(\$s2) addi \$t1, \$t0, 7	Example of a Read After Write (RAW) dependency (dependency on \$t0). The superscalar pipeline must make sure that the data is available before read.
sub \$t0, \$t1, \$s0	Example of a Write After Read (WAR) dependency (dependency on \$t1). If the order is flipped due to out-of-order execution, we have a hazard.
addi \$t1, \$s0, 10	WAR dependencies can be resolved using register renaming , where the processor writes to a nonarchitectural renaming register (here in the pseudo asm code called \$r1, not accessible to the programmer)
sub \$t0, \$t1, \$s0	Note that out-of-order processor is not rewriting the code, but keeps track of the renamed registers during execution.
David Broman Bro@kth.se David Broman David Broman David Broman Multiprocessors, Concurrency, an	Part II Parallelism, Instruction-Level d Speedup Parallelism





David Broman dbro@kth.se

Multiprocessors, Parallelism, Concurrency, and Speedup

Instruction-Level Parallelism



Intel Microprocessors, some examples

Р	rocessor	Year	Clock Rate	Pipeline Stages	lssue Width	Cores	Power
Ir	ntel 486	1989	25 MHz	5	1	1	5 W
Ir	ntel Pentium	1993	66 MHz	5	2	1	10W
lr	ntel Pentium Pro	1997	200 MHz	10	3	1	29 W
lr	ntel Pentium 4 Willamette	2001	2000 MHz	22	3	1	75W
Ir	ntel Pentium 4 Prescott	2004	3600 MHz	31	3	1	103W
Ir	ntel Core	2006	2930 MHz	14	4	2	75W
Ir	ntel Core i5Nehalem 📝	2010	3300 MHz	14	4	1 /	87W
Ir	ntel Core i5 Ivy Bridge	2012	3400 MHz	14	4	8	77W
	Clock rate increase stopped (the power wall) around 200	Pip anc 6 nur afte	eline stages firs I then decrease nber of cores in er 2006. Source: Patte	t increased d, but the creased rson and H	The peak	power co ked with ey, 2014,	onsumption Pentium 4 page 344.
)avid l Ibro@	Part I Broman Multiprocesso kth.se Concurrency,	ors, Para and Spe	llelism,	Part II Instruction- Parallelism	Level		



Bonus Part

Time-Aware Systems Design Research Challenges David Broman @ KTH

(not part of the Examination in IS1200)



David Broman dbro@kth.se **Part I** Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism



Time-Aware Systems - Examples

Cyber-Physical Systems (CPS)



Automotive



Process Industry and Industrial Automation



Aircraft

Time-Aware Simulation Systems



Physical simulations (Simulink, Modelica, etc.)

Time-Aware Distributed Systems



Time-stamped distributed systems (E.g. Google Spanner)

David Broman dbro@kth.se

Part I Multiprocessors, Parallelism, Concurrency, and Speedup





Execution time should be as short as possible, but not shorter







Are you interested to be challenged?

If you are interested in

- · Programming language design, or
- · Compilers, or
- Computer Architecture

You are

• ambitious and interested in learning new things

You want to

 do a real <u>research project</u> as part of you Bachelor's or Master's thesis project

Please send an email to dbro@kth.se, so that we can discuss some ideas.

David Broman dbro@kth.se **Part I** Multiprocessors, Parallelism, Concurrency, and Speedup Part II Instruction-Level Parallelism

Part II

Instruction-Level

Parallelism



Summary

Some key take away points:

 Amdahl's law can be used to estimate maximal speedup when introducing parallelism in parts of a program.



• Instruction Level Parallelism (ILP) has been very important for performance improvements over the years, but improvements have not been as significant lately.

Thanks for listening!

David Broman Multip dbro@kth.se Conc

Part I Multiprocessors, Parallelism, Concurrency, and Speedup **Reading for next lecture:** *P&H Chapter 6 about parallel processors and the cloud*